Engineering Jobs dot Architecture Jobs dot San Francisco Bay Area Jobs dot Employment Search

San Francisco Bay Area logo SF Bay Area Engineering Jobs and Architecture Jobs

Previous Page

ASIC Design Engineer [Multiple Positions Available]

Location: South Bay (Cupertino)         posted: 03.22.21

EMPLOYER:        Apple Inc. 

JOB TITLE:          ASIC Design Engineer [Multiple Positions Available]


JOB ID:                 4788439B


JOB DESCRIPTION: Apple Inc. has multiple positions available for ASIC Design Engineers in Cupertino, CA. Work on timing closure aspect of ASIC chips in deep sub-micron process. Responsible for SoC (System-on-Chip) design effort interfacing with all disciplines. Develop and enhance timing constraints for a complex, multi-clock and multi-voltage SoC. Develop constraint and coverage analysis scripts and checks. Develop and enhance timing related scripts for critical path analysis, and various hard macro interfaces. Develop full chip as well as block level constraints for multiple timing modes. Work on timing closure of I/O interfaces. Full chip and block level timing closure ownership throughout the entire project cycle (RTL, synthesis and physical implementation). Develop and maintain methodology and flows related to timing verification and closure. Generation of block and full chip timing constraints. Work on Apple SoC chips in deep sub-micron technologies targeted for high end mobile applications. Work closely with various cross functional teams on resolving complex timing issues for major building blocks of complex SoCs.



To apply, mail your resume  to: Apple Inc., ATTN: D.W., 1 Infinite Loop 104-1GM, Cupertino, CA 95014, with reference to Job ID: 4788439B. Apple is an Equal Employment Opportunity Employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities.

Report Problem

Terms of Use